DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jang, YC | - |
dc.contributor.author | Park, SH | - |
dc.contributor.author | Heo, SC | - |
dc.contributor.author | Park, HJ | - |
dc.date.accessioned | 2015-06-25T02:02:08Z | - |
dc.date.available | 2015-06-25T02:02:08Z | - |
dc.date.created | 2009-02-28 | - |
dc.date.issued | 2004-02 | - |
dc.identifier.issn | 0916-8508 | - |
dc.identifier.other | 2015-OAK-0000004019 | en_US |
dc.identifier.uri | https://oasis.postech.ac.kr/handle/2014.oak/10321 | - |
dc.description.abstract | An 8-GS/s 4-bit CMOS analog-to-digital converter (ADC) chip was implemented by using a time interleaved flash architecture for very high frequency mixed signal applications with a 0.18-mum single-poly five-metal CMOS process. Eight 1-GS/s flash ADCs were time-interleaved to achieve the 8-GHz sampling rate. Eight uniformly-spaced 1 GHz clocks were generated by using a phase-locked-loop (PLL) with the peak-to-peak and rms jitters of 29.6 ps and 3.78 ps respectively. An input buffer including a preamplifier array (fifteen preamplifiers, four dummy amplifiers and averaging resistors) was shared among eight 1-GS/s flash ADCs to reduce the input capacitance and the mismatches among eight 1-GS/s flash ADCs. The adjacent output nodes of preamplifiers were connected by a resistor (resistor-averaging) to reduce the effects of the input offset voltage and the load mismatches of preamplifiers. A source follower circuit was added at the output node of a preamplifier to drive eight distributed track and hold (DTH) circuits. The Input bandwidth of ADC was measured to be 2.5 GHz. The measured SFDR values at the sampling rate of 8-GS/s were 25 dB and 22 dB for the 1.033 GHz and 2.5 GHz sinusoidal input signals respectively. The power consumption and the active input voltage range were 340 mW and 700 mV peak-to-peak, respectively, at the sampling rate of 8-GS/s and the supply voltage of 1.8 V. The active chip area was 1.32 mm(2). | - |
dc.description.statementofresponsibility | open | en_US |
dc.language | English | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION CO | - |
dc.relation.isPartOf | IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES | - |
dc.rights | BY_NC_ND | en_US |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/2.0/kr | en_US |
dc.title | An 8-GS/s 4-bit 340 mW CMOS time interleaved flash analog-to-digital converter | - |
dc.type | Article | - |
dc.contributor.college | 전자전기공학과 | en_US |
dc.author.google | Jang, YC | en_US |
dc.author.google | Park, SH | en_US |
dc.author.google | Park, HJ | en_US |
dc.author.google | Heo, SC | en_US |
dc.relation.volume | E87A | en_US |
dc.relation.issue | 2 | en_US |
dc.relation.startpage | 350 | en_US |
dc.relation.lastpage | 356 | en_US |
dc.contributor.id | 10071836 | en_US |
dc.relation.journal | IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES | en_US |
dc.relation.index | SCI급, SCOPUS 등재논문 | en_US |
dc.relation.sci | SCIE | en_US |
dc.collections.name | Journal Papers | en_US |
dc.type.rims | ART | - |
dc.identifier.bibliographicCitation | IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, v.E87A, no.2, pp.350 - 356 | - |
dc.identifier.wosid | 000188857700008 | - |
dc.date.tcdate | 2019-01-01 | - |
dc.citation.endPage | 356 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 350 | - |
dc.citation.title | IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES | - |
dc.citation.volume | E87A | - |
dc.contributor.affiliatedAuthor | Park, HJ | - |
dc.description.journalClass | 1 | - |
dc.description.journalClass | 1 | - |
dc.description.wostc | 3 | - |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | analog-to-digital converter | - |
dc.subject.keywordAuthor | time interleaved flash converter | - |
dc.subject.keywordAuthor | resistor averaging | - |
dc.subject.keywordAuthor | distributed track-and-hold | - |
dc.subject.keywordAuthor | phase locked loop | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Information Systems | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
library@postech.ac.kr Tel: 054-279-2548
Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.