Open Access System for Information Sharing

Login Library

 

Conference
Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads
Full metadata record
Files in This Item:
There are no files associated with this item.
DC FieldValueLanguage
dc.contributor.authorBaek, Seunghan-
dc.contributor.authorKim, Sunmean-
dc.contributor.authorChoi, Youngchang-
dc.contributor.authorKang, Seokhyeong-
dc.date.accessioned2021-06-01T06:58:51Z-
dc.date.available2021-06-01T06:58:51Z-
dc.date.created2021-03-10-
dc.date.issued2020-10-
dc.identifier.urihttps://oasis.postech.ac.kr/handle/2014.oak/105937-
dc.description.abstractTernary logic circuits can reduce circuit power consumption and interconnections. We propose a ternary to binary converter that uses multi-threshold CMOS (MTCMOS) for energy-efficient logic converting to use these benefits. We reduce the delay by 8.61%, power by 28.72% compared to the previous design. We also reduce area, and the number of transistors compared to the existing converter design.-
dc.languageEnglish-
dc.publisherInstitute of Electrical and Electronics Engineers Inc.-
dc.relation.isPartOf17th International System-on-Chip Design Conference, ISOCC 2020-
dc.relation.isPartOfProceedings - International SoC Design Conference, ISOCC 2020-
dc.titleMTCMOS-based Ternary to Binary Converter-
dc.typeConference-
dc.type.rimsCONF-
dc.identifier.bibliographicCitation17th International System-on-Chip Design Conference, ISOCC 2020, pp.5 - 6-
dc.identifier.wosid000680824100003-
dc.citation.conferenceDate2020-10-21-
dc.citation.conferencePlaceKO-
dc.citation.endPage6-
dc.citation.startPage5-
dc.citation.title17th International System-on-Chip Design Conference, ISOCC 2020-
dc.contributor.affiliatedAuthorKang, Seokhyeong-
dc.identifier.scopusid2-s2.0-85100731304-
dc.description.journalClass1-
dc.description.journalClass1-

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Views & Downloads

Browse