A 1.1µs 1.56Gb/s/mm^2 cost-efficient large-list SCL polar decoder using fully-reusable LLR buffers in 28nm CMOS technology
- Title
- A 1.1µs 1.56Gb/s/mm^2 cost-efficient large-list SCL polar decoder using fully-reusable LLR buffers in 28nm CMOS technology
- Authors
- KAM, DONG YUN; KONG, BYEONG YONG; LEE, YOUNGJOO
- Date Issued
- 2022-06-16
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/116441
- Article Type
- Conference
- Citation
- 2022 IEEE VLSI Symposium on Technology and Circuits, 2022-06-16
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.