A 2.35 Gb/s/mm^2 (7440, 6696) NB-LDPC decoder over GF(32) using memory-reduced column-wise trellis min-max algorithm in 28nm CMOS technology
- Title
- A 2.35 Gb/s/mm^2 (7440, 6696) NB-LDPC decoder over GF(32) using memory-reduced column-wise trellis min-max algorithm in 28nm CMOS technology
- Authors
- JEONGWON, CHOE; LEE, YOUNGJOO
- Date Issued
- 2023-06-12
- Publisher
- IEEE
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/121334
- Article Type
- Conference
- Citation
- 2023 Symposium on VLSI Technology and Circuits (VLSI), 2023-06-12
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.