ANALOG PREDISTORTION LINEARIZATION OF DOHERTY POWER AMPLIFIERS USING BANDWIDTH REDUCTION OF ERROR SIGNAL
SCIE
SCOPUS
- Title
- ANALOG PREDISTORTION LINEARIZATION OF DOHERTY POWER AMPLIFIERS USING BANDWIDTH REDUCTION OF ERROR SIGNAL
- Authors
- Lee, YS; Lee, MW; Kam, SH; Jeong, YH
- Date Issued
- 2010-06
- Publisher
- JOHN WILEY & SONS INC
- Abstract
- This article represents analog predistortion linearization of Doherty power amplifier (DPA) using bandwidth reduction of error signal. To verify our methods, two DPAs are implemented using a push-pull GaN HEMT and a push-pull Si LDMOS at 2.14 GHz and tested using the memory-compensated analog predistorter with transistor-based error generators and three-branch nonlinear paths. From the measured four-carrier WCDMA results, the proposed analog predistortion DPAs show the significant linearity improvement. (C) 2010 Wiley Periodicals, Inc. Microwave Opt Technol Lett 52: 1313-1316, 2010; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.25190
- Keywords
- analog predistorter; Doherty amplifier; linearity; memory effects; power amplifier
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/25846
- DOI
- 10.1002/MOP.25190
- ISSN
- 0895-2477
- Article Type
- Article
- Citation
- MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, vol. 52, no. 6, page. 1313 - 1316, 2010-06
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.