DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Y | - |
dc.contributor.author | Kim, B | - |
dc.contributor.author | Jung, J | - |
dc.contributor.author | Park, IC | - |
dc.date.accessioned | 2017-07-19T13:45:37Z | - |
dc.date.available | 2017-07-19T13:45:37Z | - |
dc.date.created | 2017-02-22 | - |
dc.date.issued | 2015-01 | - |
dc.identifier.issn | 1549-7747 | - |
dc.identifier.uri | https://oasis.postech.ac.kr/handle/2014.oak/37537 | - |
dc.description.abstract | This brief presents an area-efficient tree architecture for finding the first two minima as well as the index of the first minimum, which is essential in the design of a low-density parity-check decoder based on the min-sum algorithm. The proposed architecture reduces the number of comparators by reusing the intermediate comparison results computed for the first minimum in order to collect the candidates of the second minimum. As a result, the proposed tree architecture improves the area-time complexity remarkably. | - |
dc.language | English | - |
dc.publisher | IEEE | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.title | Low-complexity tree architecture for finding the first two minima | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/TCSII.2014.2362663 | - |
dc.type.rims | ART | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.62, no.1, pp.61 - 64 | - |
dc.identifier.wosid | 000347326200013 | - |
dc.date.tcdate | 2019-02-01 | - |
dc.citation.endPage | 64 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 61 | - |
dc.citation.title | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.citation.volume | 62 | - |
dc.contributor.affiliatedAuthor | Lee, Y | - |
dc.identifier.scopusid | 2-s2.0-84920829049 | - |
dc.description.journalClass | 1 | - |
dc.description.journalClass | 1 | - |
dc.description.wostc | 10 | - |
dc.description.scptc | 9 | * |
dc.date.scptcdate | 2018-05-121 | * |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | Area-efficient design | - |
dc.subject.keywordAuthor | digital integrated circuits | - |
dc.subject.keywordAuthor | low-density parity-check (LDPC) codes | - |
dc.subject.keywordAuthor | minimum value generation | - |
dc.subject.keywordAuthor | tree structure | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
library@postech.ac.kr Tel: 054-279-2548
Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.