Open Access System for Information Sharing

Login Library

 

Article
Cited 32 time in webofscience Cited 33 time in scopus
Metadata Downloads
Full metadata record
Files in This Item:
There are no files associated with this item.
DC FieldValueLanguage
dc.contributor.authorLee, Y-
dc.contributor.authorKim, B-
dc.contributor.authorJung, J-
dc.contributor.authorPark, IC-
dc.date.accessioned2017-07-19T13:45:37Z-
dc.date.available2017-07-19T13:45:37Z-
dc.date.created2017-02-22-
dc.date.issued2015-01-
dc.identifier.issn1549-7747-
dc.identifier.urihttps://oasis.postech.ac.kr/handle/2014.oak/37537-
dc.description.abstractThis brief presents an area-efficient tree architecture for finding the first two minima as well as the index of the first minimum, which is essential in the design of a low-density parity-check decoder based on the min-sum algorithm. The proposed architecture reduces the number of comparators by reusing the intermediate comparison results computed for the first minimum in order to collect the candidates of the second minimum. As a result, the proposed tree architecture improves the area-time complexity remarkably.-
dc.languageEnglish-
dc.publisherIEEE-
dc.relation.isPartOfIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS-
dc.titleLow-complexity tree architecture for finding the first two minima-
dc.typeArticle-
dc.identifier.doi10.1109/TCSII.2014.2362663-
dc.type.rimsART-
dc.identifier.bibliographicCitationIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.62, no.1, pp.61 - 64-
dc.identifier.wosid000347326200013-
dc.date.tcdate2019-02-01-
dc.citation.endPage64-
dc.citation.number1-
dc.citation.startPage61-
dc.citation.titleIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS-
dc.citation.volume62-
dc.contributor.affiliatedAuthorLee, Y-
dc.identifier.scopusid2-s2.0-84920829049-
dc.description.journalClass1-
dc.description.journalClass1-
dc.description.wostc10-
dc.description.scptc9*
dc.date.scptcdate2018-05-121*
dc.type.docTypeArticle-
dc.subject.keywordAuthorArea-efficient design-
dc.subject.keywordAuthordigital integrated circuits-
dc.subject.keywordAuthorlow-density parity-check (LDPC) codes-
dc.subject.keywordAuthorminimum value generation-
dc.subject.keywordAuthortree structure-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaEngineering-

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher

이영주LEE, YOUNGJOO
Dept of Electrical Enginrg
Read more

Views & Downloads

Browse