Open Access System for Information Sharing

Login Library

 

Conference
Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads
Full metadata record
Files in This Item:
There are no files associated with this item.
DC FieldValueLanguage
dc.contributor.author김영환-
dc.contributor.authorKai Chen-
dc.date.accessioned2018-06-19T03:52:25Z-
dc.date.available2018-06-19T03:52:25Z-
dc.date.created2016-02-29-
dc.date.issued2015-04-28-
dc.identifier.urihttps://oasis.postech.ac.kr/handle/2014.oak/71470-
dc.publisherIEEE Circuits and Systems Society-
dc.relation.isPartOfVLSI Design, Automation and Test (VLSI-DAT 2015)-
dc.relation.isPartOfVLSI DESIGN, AUTOMATION AND TEST-
dc.titleCurrent Source Model of Combinational Logic Gates for Accurate Gate-level Circuit Analysis and Timing Analysis-
dc.typeConference-
dc.type.rimsCONF-
dc.identifier.bibliographicCitationVLSI Design, Automation and Test (VLSI-DAT 2015)-
dc.citation.conferenceDate2015-04-27-
dc.citation.conferencePlaceCH-
dc.citation.titleVLSI Design, Automation and Test (VLSI-DAT 2015)-
dc.contributor.affiliatedAuthor김영환-
dc.description.journalClass1-
dc.description.journalClass1-

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher

김영환KIM, YOUNG HWAN
Dept of Electrical Enginrg
Read more

Views & Downloads

Browse