Open Access System for Information Sharing

Login Library

 

Thesis
Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads
Full metadata record
Files in This Item:
There are no files associated with this item.
DC FieldValueLanguage
dc.contributor.author이태민-
dc.date.accessioned2018-10-17T05:22:09Z-
dc.date.available2018-10-17T05:22:09Z-
dc.date.issued2015-
dc.identifier.otherOAK-2015-06962-
dc.identifier.urihttp://postech.dcollection.net/jsp/common/DcLoOrgPer.jsp?sItemId=000001913375ko_KR
dc.identifier.urihttps://oasis.postech.ac.kr/handle/2014.oak/93194-
dc.descriptionMaster-
dc.description.abstractAs DRAM faces its scaling limit, several new memory technologies are considered as candidates for replacing or complementing DRAM main memory. Compared to DRAM, the new memories have two major differences, non-volatility and write overhead in terms of endurance, latency and power. We built two different FPGA-based evaluation boards to evaluate hardware and software designs for new-memory-based main memory: one was a DRAM subsystem with parameterizable latency and non-volatile emulation, and the other used actual new memory chips namely phase-change RAM (PRAM). We experimented with primitive functions and SQLite-based benchmarks on Linux, verifying the workings of new functionalities, e.g., non-volatility and evaluating the impacts of new memory on software performance. In our experiments, a simple design with DRAM/PRAM hybrid memory offers persistency with a performance overhead level 1.8x longer execution time on average, compared with DRAM-only main memory.-
dc.languageeng-
dc.publisher포항공과대학교-
dc.title차세대 메모리를 위한 FPGA 기반 보드-
dc.title.alternativeFPGA-based Prototyping Systems for Emerging Memory Technologies-
dc.typeThesis-
dc.contributor.college일반대학원 전자전기공학과-
dc.date.degree2015- 2-
dc.type.docTypeThesis-

qr_code

  • mendeley

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Views & Downloads

Browse