Wafer-scale graphene synthesis, transfer and FETs
- Title
- Wafer-scale graphene synthesis, transfer and FETs
- Authors
- PARK, HYUNG GYU; Teo, Kenneth; You, B; Rupesinghe, Nalin; Newham, A; Greenwood, Paul; Buttress, S; Cole, Matthew; Tao, L; Lee, J; Akinwande, D; Celebi, Kemal; Sun, J
- Date Issued
- 2013-08-06
- Publisher
- IEEE
- Abstract
- Growth and characterization of graphene grown using copper foils as well as copper films on silicon dioxide on silicon substrates were performed. Kinetics of growth and effective activation energy for the graphene synthesis will be discussed for the surface catalytic synthesis of graphene. Conditions for large-scale synthesis of monolayer graphene will be addressed in this talk. Wafer-scale graphene transfer and electrical results will be presented. Based on our preliminary results from capped 100mm wafer scale graphene transistors, we expect a mobility of 4-6 k cm 2 /Vs with symmetry hole/electron transport. Key considerations and challenges for scaling are discussed and results for graphene growth on the 300mm wafer scale will be discussed.
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/98792
- Article Type
- Conference
- Citation
- 2013 13th IEEE International Conference on Nanotechnology, 2013-08-06
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.