Giga-sample Data Acquisition Method for High-speed DDR5 SDRAM
- Title
- Giga-sample Data Acquisition Method for High-speed DDR5 SDRAM
- Authors
- Lee, Seunggyu; Yoon, Jongho; Lee, Jakang; Kang, Seokhyeong
- Date Issued
- 2021-10-08
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Abstract
- We propose a data acquisition system that enables over-sampling of signals with an external high-speed clock, to overcome the unreliability of the existing data acquisition method that uses a DRAM memory clock, when applied to data rate fifth-generation synchronous dynamic random-Access memory [1]. We present a simple noise-modeling method and signal-recovery algorithm with a noise range where our algorithm behaves reliably at error rate < 10-6. In addition, we propose an entire data acquisition system architecture that uses a Xilinx FPGA VCU118 board.
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/109680
- Article Type
- Conference
- Citation
- 18th International System-on-Chip Design Conference, ISOCC 2021, page. 109 - 110, 2021-10-08
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.