Design and Evaluation Frameworks for Advanced RISC-based Ternary Processor
- Title
- Design and Evaluation Frameworks for Advanced RISC-based Ternary Processor
- Authors
- Kam, Dongyun; Min, Jung Gyu; Yoon, Jongho; Kim, Sunmean; Kang, Seokhyeong; Lee, Youngjoo
- Date Issued
- 2022-03-15
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Abstract
- In this paper, we introduce the design and veri-fication frameworks for developing a fully-functional emerging ternary processor. Based on the existing compiling environments for binary processors, for the given ternary instructions, the software-level framework provides an efficient way to convert the given programs to the ternary assembly codes. We also present a hardware-level framework to rapidly evaluate the performance of a ternary processor implemented in arbitrary design technology. As a case study, the fully-functional 9-trit advanced RISC-based ternary (ART-9) core is newly developed by using the proposed frameworks. Utilizing 24 custom ternary instructions, the 5-stage ART-9 prototype architecture is successfully verified by a number of test programs including dhrystone benchmark in a ternary domain, achieving the processing efficiency of 57.8 DMIPS/W and 3.06times 10^{6} DMIPS/W in the FPGA-level ternary-logic emulations and the emerging CNTFET ternary gates, respectively.
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/116153
- Article Type
- Conference
- Citation
- 2022 Design, Automation and Test in Europe Conference and Exhibition, DATE 2022, page. 1077 - 1082, 2022-03-15
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.