DC Field | Value | Language |
---|---|---|
dc.contributor.author | Li, M | - |
dc.contributor.author | Lee, Y | - |
dc.contributor.author | Huang, YX | - |
dc.contributor.author | Van der Perre, L | - |
dc.date.accessioned | 2017-07-19T13:45:35Z | - |
dc.date.available | 2017-07-19T13:45:35Z | - |
dc.date.created | 2017-02-22 | - |
dc.date.issued | 2015-02-19 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | https://oasis.postech.ac.kr/handle/2014.oak/37536 | - |
dc.description.abstract | The design of multi-Gbit/s low-density parity-check code (LDPC) decoders has become a hot topic in recent years to meet the growing demand of the transformation towards 4G. An area and energy efficient multi-Gbit/s LDPC decoder engine with a fully paralleled layered architecture based on an application-specific instruction set processor (ASIP) using Synopsys IP designer is presented. When the ASIP core is instantiated for 802.11ad, it achieved a throughput of up to 7 Gbit/s at three iterations with a latency of 95 ns, a record energy efficiency of 2.5 pJ/bit/iteration and an area efficiency of 54.5 Gbit/s/sq-m in CMOS 28 nm technology for the 1/2 rate, showing it to be competitive against published ASIC solutions. | - |
dc.language | English | - |
dc.publisher | IEE | - |
dc.relation.isPartOf | ELECTRONICS LETTERS | - |
dc.title | Area and energy efficient 802.11ad LDPC decoding processor | - |
dc.type | Article | - |
dc.identifier.doi | 10.1049/EL.2014.4263 | - |
dc.type.rims | ART | - |
dc.identifier.bibliographicCitation | ELECTRONICS LETTERS, v.51, no.4, pp.339 - 340 | - |
dc.identifier.wosid | 000349702900023 | - |
dc.date.tcdate | 2019-02-01 | - |
dc.citation.endPage | 340 | - |
dc.citation.number | 4 | - |
dc.citation.startPage | 339 | - |
dc.citation.title | ELECTRONICS LETTERS | - |
dc.citation.volume | 51 | - |
dc.contributor.affiliatedAuthor | Lee, Y | - |
dc.identifier.scopusid | 2-s2.0-84922968027 | - |
dc.description.journalClass | 1 | - |
dc.description.journalClass | 1 | - |
dc.description.wostc | 2 | - |
dc.description.scptc | 3 | * |
dc.date.scptcdate | 2018-05-121 | * |
dc.type.docType | Article | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
library@postech.ac.kr Tel: 054-279-2548
Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.