DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Y | - |
dc.contributor.author | Park, IC | - |
dc.date.accessioned | 2017-07-19T13:45:46Z | - |
dc.date.available | 2017-07-19T13:45:46Z | - |
dc.date.created | 2017-02-22 | - |
dc.date.issued | 2014-06-19 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | https://oasis.postech.ac.kr/handle/2014.oak/37543 | - |
dc.description.abstract | To remove glitches occurring in NAND-based digitally controlled delay lines (DCDLs), a novel glitch-free architecture is presented. Compared with the previous structures requiring multiple control steps, the proposed DCDL employs a self-delayed inner loop to remove all the glitches by applying a single-step control-code switching, reducing the control complexity remarkably without increasing the minimum delay as well as the resolution. | - |
dc.language | English | - |
dc.publisher | IEE | - |
dc.relation.isPartOf | ELECTRONICS LETTERS | - |
dc.title | Single-step glitch-free NAND-based digitally controlled delay lines using dual loops | - |
dc.type | Article | - |
dc.identifier.doi | 10.1049/EL.2014.0331 | - |
dc.type.rims | ART | - |
dc.identifier.bibliographicCitation | ELECTRONICS LETTERS, v.50, no.13, pp.930 - 931 | - |
dc.identifier.wosid | 000337914900017 | - |
dc.date.tcdate | 2019-02-01 | - |
dc.citation.endPage | 931 | - |
dc.citation.number | 13 | - |
dc.citation.startPage | 930 | - |
dc.citation.title | ELECTRONICS LETTERS | - |
dc.citation.volume | 50 | - |
dc.contributor.affiliatedAuthor | Lee, Y | - |
dc.identifier.scopusid | 2-s2.0-84902660846 | - |
dc.description.journalClass | 1 | - |
dc.description.journalClass | 1 | - |
dc.description.wostc | 2 | - |
dc.description.scptc | 2 | * |
dc.date.scptcdate | 2018-05-121 | * |
dc.type.docType | Article | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
library@postech.ac.kr Tel: 054-279-2548
Copyrights © by 2017 Pohang University of Science ad Technology All right reserved.