A Locality-Aware Memory Hierarchy for Energy-Efficient Throughput Processors
- Title
- A Locality-Aware Memory Hierarchy for Energy-Efficient Throughput Processors
- Authors
- RHU, MINSOO; SULLIVAN, MIKE; LENG, JINGWEN; EREZ, MATTAN
- Date Issued
- 2013-12-09
- Publisher
- IEEE/ACM
- Abstract
- As GPU's compute capabilities grow, their memory hierarchy increasingly becomes a bottleneck. Current GPU memory hierarchies use coarse-grained memory accesses to exploit spatial locality, maximize peak bandwidth, simplify control, and reduce cache meta-data storage. These coarse-grained memory accesses, however, are a poor match for emerging GPU applications with irregular control flow and memory access patterns. Meanwhile, the massive multi-threading of GPUs and the simplicity of their cache hierarchies make CPU-specific memory system enhancements ineffective for improving the performance of irregular GPU applications. We design and evaluate a locality-aware memory hierarchy for throughput processors, such as GPUs. Our proposed design retains the advantages of coarse-grained accesses for spatially and temporally local programs while permitting selective fine-grained access to memory. By adaptively adjusting the access granularity, memory bandwidth and energy are reduced for data with low spatial/temporal locality without wasting control overheads or prefetching potential for data with high spatial locality. As such, our locality-aware memory hierarchy improves GPU performance, energy-efficiency, and memory throughput for a large range of applications.
- URI
- https://oasis.postech.ac.kr/handle/2014.oak/43376
- Article Type
- Conference
- Citation
- IEEE/ACM International Symposium on Microarchitecture, page. 86 - 98, 2013-12-09
- Files in This Item:
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.